Design of Miller Encoder using 32nm UMC CMOS Technology at 5 GHz


Authors : Prashant Singh , Rakesh Jain

Volume/Issue : Volume 1 - 2016, Issue 4 - July

Google Scholar : https://goo.gl/adA7TQ

Thomson Reuters ResearcherID : http://ijisrt.com/wp-content/uploads/2016/07/Design-of-Miller-Encoder-using-32nm-UMC-CMOS-1.pdf

In this paper, we have designed Miller Encoder circuit with the best optimized design of T-flip flop, using 32nm UMC CMOS technology. Different designs of T-Flip Flop has been designed using different techniques like CMOS inverters, HLFF method, NMOS switches, Transmission Gates & GDI (Gate Diffusion Input). Each circuit structure has been designed utilizing 32nanometre UMC CMOS technology as well as compared at 5GHz clock frequency. These designs are simulated in HSPICE software leading to correct behavior up to 5GHz. Best optimized design of T-flip flop is selected and Miller Encoder is formed with the combination of D-flip flop and T-flip flop. Miller Encoder is being widely used in the complex optical communication systems and frequently employed in Radio Frequency Identification Systems (RFID).The crucial advantage of this design is to utilize a clock signal functioning in the similar frequency domain of applied data. Output changes on the rising and falling edges of the clock.

Keywords : RFID, Miller Encoder, Optical Communication System.

CALL FOR PAPERS


Paper Submission Last Date
31 - March - 2024

Paper Review Notification
In 1-2 Days

Paper Publishing
In 2-3 Days

Video Explanation for Published paper

Never miss an update from Papermashup

Get notified about the latest tutorials and downloads.

Subscribe by Email

Get alerts directly into your inbox after each post and stay updated.
Subscribe
OR

Subscribe by RSS

Add our RSS to your feedreader to get regular updates from us.
Subscribe