A Review for Fault Tolerant Full Adder/Subtractor Using Reversible Gates


Authors : Sugandha Gaur , Abhilasha .

Volume/Issue : Volume 1 - 2016, Issue 7 - October

Google Scholar : https://goo.gl/NQTrSv

Scribd : https://goo.gl/yOkA5X

Reversible Logics are very important and useful for the future computational technologies. Reversible Logic is an important Research Area which is using for CMOS design with Low Power. In this paper, we give the Chronically Review for the Fault Tolerance Full Adder/ Subtractor. We are also showing the logical circuit for the Fault Tolerance Adder/ Subtractor.

Keywords : COG, delay Reversible gate ,Feynman double gate, Fredkin gate, full adder, MIG.

CALL FOR PAPERS


Paper Submission Last Date
30 - September - 2020

Paper Review Notification
In 1-2 Days

Paper Publishing
In 2-3 Days

Never miss an update from Papermashup

Get notified about the latest tutorials and downloads.

Subscribe by Email

Get alerts directly into your inbox after each post and stay updated.
Subscribe
OR

Subscribe by RSS

Add our RSS to your feedreader to get regular updates from us.
Subscribe