Authors : Abhijith Prabha

Volume/Issue : Volume 9 - 2024, Issue 9 - September

Google Scholar : https://tinyurl.com/4n2dpf5n

Scribd : https://tinyurl.com/4654jjrs

DOI : https://doi.org/10.38124/ijisrt/IJISRT24SEP685

Note : A published paper may take 4-5 working days from the publication date to appear in PlumX Metrics, Semantic Scholar, and ResearchGate.

Abstract : High power consumption and thermal management are critical challenges in traditional System- on-Chip (SoC) architectures due to multiple active clock sources feeding individual IP blocks, even during idle states. This paper introduces a dynamic clock switching power-saving scheme that consolidates clock sources by dynamically switching to a single lower-frequency clock during low-power modes. A Clock Control Agent (CCA) monitors real-time operational status, power consumption, and performance needs, leveraging AI for predictive adjustments. Experimental results demonstrate a significant reduction in idle power consumption and improved thermal management, without compromising performance or data integrity. This scheme addresses inefficiencies in existing methods such as Dynamic Voltage and Frequency Scaling (DVFS) and clock gating, offering a robust and efficient solution for next-generation SoC designs.

Keywords : System-on-Chip (SoC), Clock Switching, Power Consumption, Energy Efficiency, Clock Control Agent (CCA).

References :

1. J. Koomey, “Estimating total power consumption by servers in the US and the world,” Stanford University, 2007.
2. W. Nebel and J. Mermet, "Low Power Design in Deep Submicron Electronics," Springer, 1997.
3. L. Benini and G. De Micheli, "System-Level Power Optimization: Techniques and Tools," ACM Transactions on Design Automation of Electronic Systems, vol. 5, no. 2, pp. 115-192, 2000.
4. M. Pedram, “Power-aware Design Methodologies,” Springer, 2002.
5. K. Choi, K. Dantu, W. Cheng, and M. Pedram, "Frame-based Dynamic Voltage and Frequency Scaling for a MPEG Decoder," IEEE/ACM International Conference on Computer-Aided Design, 2002.
6. I. Hong, D. K. Chen, et al., "Power Optimization of Real-time Embedded Systems on Variable Speed Processors," IEEE/ACM International Conference on Computer-Aided Design, 1998.
7. S. Mutoh et al., "1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS," IEEE Journal of Solid-State Circuits, vol. 30, no. 8, 1995.
8. K. Choi, K. Dantu, W. Cheng, and M. Pedram, "Frame-based Dynamic Voltage and Frequency Scaling for a MPEG Decoder," IEEE/ACM International Conference on Computer-Aided Design, 2002.
9. I. Hong, D. K. Chen, et al., "Power Optimization of Real-time Embedded Systems on Variable Speed Processors," IEEE/ACM International Conference on Computer-Aided Design, 1998.
10. S. Mutoh et al., "1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS," IEEE Journal of Solid-State Circuits, vol. 30, no. 8, 1995.
11. A. Raghunathan, N. K. Jha, and S. Dey, "High-Level Power Analysis and Optimization," Kluwer Academic Publishers, 1998.
12. Y. Fu, M. Pedram, "Dynamic Power Management Using Reinforcement Learning," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 5, pp. 676-689, 2009.
13. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A Framework for Architectural-Level Power Analysis and Optimizations," ACM SIGARCH Computer Architecture News, vol. 28, no. 2, pp. 83-94, 2000.