Authors : Gayathri V; Kathirvelu M; Yogeswari P

Volume/Issue : Volume 9 - 2024, Issue 9 - September

Google Scholar : https://tinyurl.com/39uu64sy

Scribd : https://tinyurl.com/yc44pxs3

DOI : https://doi.org/10.38124/ijisrt/IJISRT24SEP1652

Note : A published paper may take 4-5 working days from the publication date to appear in PlumX Metrics, Semantic Scholar, and ResearchGate.

Abstract : Digital signal processors are essential for intricate processes like filtering and convolution. CPU core integration into a single Integrated Circuit (IC) is widespread to satisfy growing processing needs. Multiply and Accumulate (MAC) units are essential for repeated addition and multiplication in DSP. Performance of the MAC unit has a big impact on the total speed of the DSP algorithm. It is suggested to create a high-speed MAC unit with a pipelined Brent Kung (BK) Adder design and the Vedic multiplier technique. A comparative study with a standard Brent Kung adder and a 32-bit MAC unit reveals that the suggested MAC unit has a speed boost of almost five times. The significance of novel designs, such as the pipelined brent kung Adder architecture and the Vedic multiplier technique, in improving MAC unit performance for digital signal processing applications is highlighted by the synthesis findings. All the designs were implemented on cadence genus EDA tool using Verilog code.

Keywords : DSP Processors, Multiply And Accumulate (MAC) Unit, Vedic Multiplier, Pipelined Brent Kung Adder.

References :

1. Abdelgawad A, Harish l.,” Low power multiply accumulate unit (MAC) for future wireless sensor networks”. In Proceedings of the IEEE sensors applications symposium (pp. 129–132), Galveston, TX, USA., 2020.
2. Abdelgawad, A., & Bayoumi, M.,” High speed and area efficient multiply accumulate (MAC) unit for digital signal processing applications”., In Proceedings of the IEEE international symposium on circuits and system (pp. 3199–3202), New Orleans, LA, USA., 2021.
3. Ahmed, H. O., Ghoneima, M., & Dessouky, M.,” Concurrent MAC unit design using VHDL for deep learning networks on FPGA”. In Proceedings of the IEEE symposium on computer applications industrial electronics (ISCAIE) (pp. 31–36), Penang, Malaysia.,2021.
4. Balasubramanian, P., & Maskell, D. L. “Hardware optimized and error    reduced approximate adder” Electronics, 8(11), 1212,https://doi.org/10. 3390/electronics8111212 .,2019.
5. Bansal, Y., Madhu, C., & Kaur, P,” High speed vedic multiplier designs”-A review. 2014 Recent Advances in Engineering and Computational Sciences (RAECS), 1-6. https://doi.org/10.1109/ RAECS.2014.6799502.,2018.
6. Camus V., Enz, C., & Verhelst, M.” Survey of precision-scalable multiply-accumulate units for neural-network processing”. In Proceedings of the IEEE international conference on artificial intelligence circuits and systems (AICAS) (pp. 57–61).,2021.
7. Chan, P. K., Schlag, M. D. F., Thompson, C. D., & Oklobdzija, V. G.” Delay optimization of carry skip adders and block carry-lookahead adders using multidimensional dynamic programming”, IEEE Transactions on Computers, 41(8), 920-930, https://doi.org/10.1109/12.156534 .,2020.
8. Gomes SV, Sasipriya P, Bhaaskaran VSK. A low power multiplier using a 24-transistor latch adder. Indian Journal of Science and Technology. 2015 Aug; 8(18). DOI: 10.17485/ ijst/2015/v8i19/76866. 12.
9. Gupta V., Mohanpatra D., Park S.P., Raghunathan A., and Roy K, "IMPACT: Precise adders for low power approximate computing," in Proc. Int. Symp. Low Power Electron. Design, pp. 409-414 3.,2018.
10. Harish, B., Sivani, K., Rukmini, M. S. S., “Performance comparison of various CMOS full adders”. In 2017 international conference on energy, communication, data analytics and soft computing (ICECDS) (pp. 3789–3792), Chennai. https://doi.org/10.1109/ ICECDS.2017.8390172.,2021.
11. Hoang, T. T., Sjalander, M., & Larsson-Edefors, P. “A highspeed, energy efcient two-cycle multiply-accumulate (MAC) architecture and its application to a double-throughput MAC unit”. IEEE Transactions on Circuits and Systems I, Regular Papers, 57(12), 3073–3081.,2021.
12. KakdeS, Khan S, Dakhole P, Badwaik S. Design of area and power aware reduced complexity Wallace tree multiplier.2015 International Conference of IEEE, Pervasive Computing (ICPC); Pune.2015 Jan 8-10. p. 1–6. 10.
13. Kulkarni P, Gupta P, and Ercegovac M.D., "Trading accuracy for power in a multiplier architecture," J. Low Power Electron., vol. 7, no. 4, pp. 490-501., 2021.
14. Kumar MS, Kumar DA, Samundiswary P. Design and performance analysis of Multiply-Accumulate (MAC) unit. 14th International Conference of IEEE, Circuits Power and Computing Technologies; Nagercoil. 2014 Mar 20-21. p. 1084–9. 8.
15. Liang J, Han H, and Lomabardi F, "New metrics for the reliability of approximate and Probabilistic Adders," IEEE Trans. Computers, vol. 63, no.9, pp. 1760-17712.,20 2.,2021.
16. Mukherjee A, Asati A. Generic modified baugh wooley multiplier. International Conference of IEEE, Circuits, Power and Computing Technologies; Nagercoil.2013 Mar 20-21. p. 746–51. 7.
17. Rahman SA, Khanna G. Performance metrics analysis of 4-bit Array multiplier circuit using 2 PASCL logic. 2014 International Conference of IEEE, Green Computing Communication and Electrical Engineering (ICGCCEE); Coimbatore.2014 Mar 6-8. p. 1–5. 9.
18. Senthilpari C, Diwakar K, Singh AK. High speed and high throughput 8x8 bit multiplier using a shannon-based adder cell.TENCON – IEEE Region 10 Conference ;Singapore. 2009 Jan 23-26. p. 1–5.