MIG and COG Reversible Logic Gate based Fault Tolearnt Full Adder/Subtarctor


Authors : Poornima Pathak , Vipin kumar Gupta.

Volume/Issue : Volume 2 - 2017, Issue 5 - May

Google Scholar : https://goo.gl/ezuU4H

Scribd : https://goo.gl/PiME6p

Thomson Reuters ResearcherID : https://goo.gl/3bkzwv

The Reversible logic gate is evolving to be difficult for future computing innovations. It is progressing as the fundamental field of research that concern general uses in the domain such as CMOS design (reduced power). In this work, the recommended summary of complete adder/subtractor circuit using Reversible logic gates (Fault Tolerant). We recommended a complete adder/subtractor by employing COG (Controlled Operation Gate) and MIG (Modified Islam Gate) Reversible logic gate with the intelligence. One can easily deduce form the Results section that a setback can be reduced as much as 61% when utilizing COG and MIG Reversible logic gate compared to the complete adder/subtractor founded on the FDG (Feynman Double Gate).

Keywords : COG, MIG, Complete Adder, Set-back, Reversible Gate, Fredkin Gate, Feynman Double Gate.

CALL FOR PAPERS


Paper Submission Last Date
30 - September - 2021

Paper Review Notification
In 1-2 Days

Paper Publishing
In 2-3 Days

Never miss an update from Papermashup

Get notified about the latest tutorials and downloads.

Subscribe by Email

Get alerts directly into your inbox after each post and stay updated.
Subscribe
OR

Subscribe by RSS

Add our RSS to your feedreader to get regular updates from us.
Subscribe