Authors : Swathi Burra; Dr. E. Krishnahari

Volume/Issue : Volume 9 - 2024, Issue 6 - June

Google Scholar : https://tinyurl.com/yeywsfrj

Scribd : https://tinyurl.com/mr2t4rb3

DOI : https://doi.org/10.38124/ijisrt/IJISRT24JUN1582

Note : A published paper may take 4-5 working days from the publication date to appear in PlumX Metrics, Semantic Scholar, and ResearchGate.

Abstract : The reason of this paper is to plan and mimic a Convention between the two broadly acknowledged serial communication conventions SPI and I2C. PI may be a serial transport and is exceptionally common within the inserted world. SPI bolsters full duplex communication with higher throughput than I2C. Many inserted frameworks have as it were SPI Interfaces, making them troublesome to associate with I2C peripheral gadgets. You'll adjust the associations, but the coming about framework isn't proficient. One of the most excellent ways to bargain with this issue is to form an SPI- to-I2C Interface and actualize it in FPGA. This paper clarifies approximately the communication between SPI and I2C, where it moreover amplifies up to USB communication. The transmission of information from MOSI and MISO utilizing SIPO, PIPO and at long last we will utilize FIFO to stack the information and check outcomes about in FPGA through recreation prepare. I2C, a serial transport designed by Philips, is utilized to communicate with low-speed peripherals. It employments two bidirectional open-drain lines: Serial Information (SDA) and Serial Clock (SCL). The master at first sends a begin bit, taken after by the 7-bit address of the slave it wishes to communicate with, which is at long last taken after by a single bit speaking to whether it wishes to type in (0) to or studied (1) from the slave. In case the slave exists on the transport, it'll react with an ACK bit (dynamic low for recognized) for that address. The master at that point proceeds in either transmit or get mode, and the slave proceeds in its complementary mode. Every data byte put on the SDA line has to be 8-bits long. At last, the recreation results are found in the test bench behavioral displaying in Simulator Window in Xilinx ISE Block of the respective test bench.

Keywords : Serial Peripheral Interface(SPI), Inter- Integrated Circuit (I2C), Serial in Parallel Out (SIPO), Master Out Slave in (MOSI), Master in Slave Out (MISO), Serial Clock (SCLK) for SPI, Slave Select (SS), Serial Clock (SCL) , Serial Information (SDA), to begin with in to begin with Out(FIFO).

References :

1. Abhilash S.Warrier, Akshay S.Belvadi, Dhiraj R.Gawhane, Babu Ravi Teja K, FPGA Implementation Of SPI To I2C Bridge, International Journal of Engineering Research & Technology (IJERT), Vol. 2 Issue 11, November - 2020.
2. M. Morris Mano, Michael D. Ciletti, Digital Design:With an Introduc- tion to verilog HDL, 5e, Pearson, 2019.
3. Kevsrobots. UNDERSTANDING I²C (INTER-INTEGRATED CIRCUIT): HOW IT WORKS [Cited 2023 December 22] Available at: Link
4. Analog. Proven Implementations of the I²C Bus [Cited 2023 December 22] Available at: Link
5. Microchip. Using the PIC Devices’ SSP and MSSP Modules for Slave I2CTM Communication [Cited 2023 December 22] Available at: Link
6. S. Sarns and J. Woehr, "Exploring I2C", Embedded Systems Programming, vol. 4, pp. 46, Sept. 1991.
7. Google Scholar 
8. Freescale M68HC05 Microcontrollers data sheets, October 2008, [online] Available: http://www. freescale.com.
9. Google Scholar 
10. Freescale SPI Block Guide, October 2008, [online] Available: http://www.freescale.com/webapp/search/Serp. jsp?&QueryText=Freescale%20SPI%20Block%20Guide%20V03.06 &SelectedAsset=Documentation&QueryText=*&&fsrch=1.
11. Google Scholar 
12. IC bus specification, October 2008, [online] Available: http://www.nxp.com/acrobat_download/literature/9398/39340011.pdf.
13. Google Scholar