A Frame of Multiplier using Compactor

Authors : S.L.Bharathi, N.Pritha, G.Srividhya, D.Padma Priya.

Volume/Issue : Volume 3 - 2018, Issue 3 - March

Google Scholar : https://goo.gl/DF9R4u

Scribd : https://goo.gl/qvsfej

Thomson Reuters ResearcherID : https://goo.gl/3bkzwv

In this paper, Multiplier is designed efficiently using compactor to make them suitable for diverse speed, low power and compact VLSI implementations. Mainly two conflicts absorbed in VLSI implementation are area and speed. Our proposed design contributes best tradeoff between area and speed. In this paper three steps involved namely generation, reduction and addition. Compactor structure considerably reduces the delay time of the overall system.

Keywords : Addition, Compactor, Generation, Multiplier.


Paper Submission Last Date
28 - February - 2023

Paper Review Notification
In 1-2 Days

Paper Publishing
In 2-3 Days

Video Explanation for Published paper

Never miss an update from Papermashup

Get notified about the latest tutorials and downloads.

Subscribe by Email

Get alerts directly into your inbox after each post and stay updated.

Subscribe by RSS

Add our RSS to your feedreader to get regular updates from us.