Design of Efficient Serial Divider Using HAN CARLSON Adder


Authors : Dr B. Senthilkumar, R. Gowrishankar.

Volume/Issue : Volume 3 - 2018, Issue 11 - Novermber

Google Scholar : https://goo.gl/DF9R4u

Scribd : https://goo.gl/St6ASw

Important block of a central processing unit in any computing system is Arithmetic and Logic Unit (ALU). Among all the arithmetic operations, division is considered to be more complicated and it completes after several cycles of time. Latency is increased because of the clock cycles. It is frequently utilized in the areas of signal and image processing applications. This work describes the architecture of a serial divider in combination with the influence of Han Carlson adder. Adder along with the non-restoring algorithm has been tested for the design of divider in the DADENCE platform. And found 48.67% reduction in delay over the existing method.

Keywords : Cadence, Han Carlson Adder, Serial divider, Non Restoring Algorithm, Delay.

CALL FOR PAPERS


Paper Submission Last Date
29 - February - 2020

Paper Review Notification
In 1-2 Days

Paper Publishing
In 2-3 Days

Never miss an update from Papermashup

Get notified about the latest tutorials and downloads.

Subscribe by Email

Get alerts directly into your inbox after each post and stay updated.
Subscribe
OR

Subscribe by RSS

Add our RSS to your feedreader to get regular updates from us.
Subscribe