Authors :
Somashekhar Ambavagol
Volume/Issue :
Volume 10 - 2025, Issue 5 - May
Google Scholar :
https://tinyurl.com/mry6sauz
DOI :
https://doi.org/10.38124/ijisrt/25may797
Note : A published paper may take 4-5 working days from the publication date to appear in PlumX Metrics, Semantic Scholar, and ResearchGate.
Abstract :
In the era of aggressively scaled CMOS technologies, static random-access memory (SRAM) plays a critical role
in determining the overall power and performance of modern integrated circuits. This paper presents a comprehensive
design methodology for low-leakage SRAM cells targeted at sub-10nm technology nodes. We propose modifications to
conventional 6T SRAM architecture and evaluate alternative topologies such as 8T and 10T cells for leakage reduction.
Simulation results using predictive technology models (PTM) for 7nm FinFET demonstrate significant improvements in
leakage current, noise margins, and cell stability under process, voltage, and temperature (PVT) variations. Additional
analysis includes layout design considerations, temperature-dependent behavior, and scalability insights for advanced
technology nodes.
Keywords :
SRAM, Sub-10nm, Low-Leakage, FinFET, PVT Variations, 6T Cell, 8T Cell, Stability, Layout Optimization.
References :
- Predictive Technology Model (PTM), Arizona State University.
- J. Kao, et al., "Subthreshold Leakage Modeling and Reduction Techniques," IEEE Journal of Solid-State Circuits, vol. 33, no. 3, pp. 268–275, Mar. 1998.
- A. Carlson et al., "SRAM Read/Write Margin Enhancements for Sub-10nm Nodes," IEEE Trans. VLSI Systems, vol. 28, no. 6, pp. 1287–1295, 2020.
- N. Verma and A. P. Chandrakasan, "A 256 kb 65 nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy," IEEE JSSC, vol. 43, no. 1, pp. 141–150, Jan. 2008.
- Y. Xie et al., "Design Space Exploration for SRAMs in Nanoscale Technologies," ACM JETC, vol. 6, no. 3, 2010.
- B. Zhai, et al., "Analysis and Mitigation of Variability in 6T SRAM Cells," IEEE T-CAD, vol. 29, no. 7, pp. 1031–1042, 2010.
In the era of aggressively scaled CMOS technologies, static random-access memory (SRAM) plays a critical role
in determining the overall power and performance of modern integrated circuits. This paper presents a comprehensive
design methodology for low-leakage SRAM cells targeted at sub-10nm technology nodes. We propose modifications to
conventional 6T SRAM architecture and evaluate alternative topologies such as 8T and 10T cells for leakage reduction.
Simulation results using predictive technology models (PTM) for 7nm FinFET demonstrate significant improvements in
leakage current, noise margins, and cell stability under process, voltage, and temperature (PVT) variations. Additional
analysis includes layout design considerations, temperature-dependent behavior, and scalability insights for advanced
technology nodes.
Keywords :
SRAM, Sub-10nm, Low-Leakage, FinFET, PVT Variations, 6T Cell, 8T Cell, Stability, Layout Optimization.