Authors : K.Venkanna Niadu; Akurathi Yamini; Yalla Naga Venkata Satya Ajay Kumar; Srinivasula Subhadra Supraja; Gudiwada Sushma

Volume/Issue : Volume 10 - 2025, Issue 5 - May

Google Scholar : https://tinyurl.com/mtydvjjx

DOI : https://doi.org/10.38124/ijisrt/25may1092

Note : A published paper may take 4-5 working days from the publication date to appear in PlumX Metrics, Semantic Scholar, and ResearchGate.

Abstract : In this project focuses on enhancing 32-bit RV32I Version 2.0 processor robustness and real – time capabilities through the integration of advanced error handling and real-time capabilities through the integration of advanced error handling mechanisms and features tailored for Real-Time Operating System (RTOS) support. To improve reliability, a sophisticated Interrupt Error Checker (IEC) is combined with robust Error Correction Codes (ECC). The IEC classifies interrupts, performs error checks related to interrupt handling, and provides detailed error information, while ECC protects data integrity in memory and registers. This synergistic combination creates a multi-layered defense against errors, crucial for mission critical systems. Simultaneously, the design addresses RTOS requirements by focusing on deterministic execution and low-latency interrupt handling. Techniques for deterministic execution include predictable instruction timing, cache management strategies (locking, partitioning, scratchpad memory), and simplified pipeline design. Low-latency interrupts are achieved through fast dispatch, prioritized interrupts, interrupt nesting, and minimized overhead. Additional RTOS-related features, such as atomic operations and hardware task management support, are also considered. This combined approach aims to create a processor capable of reliable operation in demanding real-time environments, ensuring both integrity and timely responsiveness to critical events

Keywords : RV32I, RTOS, IEC.

References :

1. S. Prabhakaran, M. N and V. Veda Narayanan, "Design and Analysis of a Multi Clocked Pipelined Processor Based on RISC-V," 2022 International Conference on Communication, Computing and Internet of Things (IC3IoT), Chennai, India, 2022, pp. 1-5, doi: 10.1109/IC3IOT53935.2022.9767960.J.
2. Waterman, K. Asanovic and SiFive Inc., “The RISC-V Instruction Set Manual Volume I: Unprivileged ISA,” Document Version 20191213, EECS Dept, University of California, Berkeley, CA, USA, December 13, 2019.
3. Thanga Dharsni, K. S. Pande and M. K. Panda, "Optimized Hazard Free Pipelined Architecture Block for RV32I RISC-V Processor," 2022 3rd International Conference on Smart Electronics and Communication (ICOSEC), Trichy, India, 2022, pp. 739-746, doi: 10.1109/ICOSEC54921.2022.9952122.
4. W. Zhang, Y. Zhang and K. Zhao, “Design and Verification of Three-stage Pipeline CPU Based on RISC-V Architecture,” 2021 5^th Asian Conference on Artificial Intelligence Technology (ACAIT), Haikou, China, 2021, PP. 697-703, doi: 10.1109/ACAIT53529.2021.9731161.
5. K. Dennis et al., "Single cycle RISC-V micro architecture processor and its FPGA prototype," 2017 7th International Symposium on Embedded Computing and System Design (ISED), Durgapur, India, 2017, pp. 1-5, doi: 10.1109/ISED.2017.8303926.